



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/754,018	01/03/2001	Motoshi Ito	YAMAP0748US	3434

7590

07/20/2006

Neil A. DuChes
Renner, Otto, Boisselle, & Sklar, L.L.P.
19th Floor
1621 Euclid Avenue
Cleveland, OH 44115

EXAMINER

HENNING, MATTHEW T

ART UNIT	PAPER NUMBER
2131	

DATE MAILED: 07/20/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/754,018	ITO ET AL.	
	Examiner	Art Unit	
	Matthew T. Henning	2131	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 May 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-3 and 5-9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3 and 5-9 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 December 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

1 This action is in response to the communication filed on 5/15/2006.

2 **DETAILED ACTION**

3 ***Continued Examination Under 37 CFR 1.114***

4 A request for continued examination under 37 CFR 1.114, including the fee set forth in
5 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is
6 eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e)
7 has been timely paid, the finality of the previous Office action has been withdrawn pursuant to
8 37 CFR 1.114. Applicant's submission filed on 4/26/2006 has been entered.

9 ***Response to Arguments***

10 Although the examiner does not find the arguments persuasive for the reasons provided
11 in the Advisory Action mailed 5/8/2006, in order to further prosecution in this application, the
12 rejections have been withdrawn and new rejections showing the obviousness of providing
13 multiple functionality in "a single circuit" (See Microsoft Press Computer Dictionary definition
14 of "circuit" provided with this office action).

15 Applicant's arguments filed 4/26/2006 have been fully considered but are moot in view of
16 the new grounds of rejection presented below.

17 All objections and rejections not presented below have been withdrawn.

18 ***Claim Rejections - 35 USC § 101***

19 35 U.S.C. 101 reads as follows:

20 Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or
21 any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and
22 requirements of this title.

23
24 Claims 1-2 are rejected under 35 U.S.C. 101 because the claimed invention is directed to
25 non-statutory subject matter. Although the claim language does mention a microprocessor and

Art Unit: 2131

1 hardware circuits, the claims are only directed towards the control program and therefore are
2 directed towards a computer program listing *per se*. As such, the claims are directed towards
3 non-functional descriptive language, which does not fall within one of the statutory classes of
4 subject matter. Therefore, the claims are directed towards non-statutory subject matter. See
5 MPEP § 2106.IV.B.1(a).

6 ***Claim Rejections - 35 USC § 103***

7 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
8 obviousness rejections set forth in this Office action:

9 *A patent may not be obtained though the invention is not identically*
10 *disclosed or described as set forth in section 102 of this title, if the differences*
11 *between the subject matter sought to be patented and the prior art are such that*
12 *the subject matter as a whole would have been obvious at the time the invention*
13 *was made to a person having ordinary skill in the art to which said subject matter*
14 *pertains. Patentability shall not be negated by the manner in which the*
15 *invention was made.*
16

17 Claims 1, 3, and 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over
18 Hirotani (US Patent Number 5,982,887), further in view of Oishi (US Patent Number 6,907,125),
19 and further in view of Schneier (Applied Cryptography), and further in view of Elabd (US Patent
20 Number 6,526,462).

21 Regarding claim 1, Hirotani disclosed a control program for controlling an operation of a
22 microprocessor (See Hirotani Col. 4 Paragraph 3), the control program comprising a concealed
23 program (See Hirotani Col. 3 Paragraph 7), recoverable by data scramble circuit (See Hirotani
24 Col. 3 Paragraph 8) and a non-concealed program (See Hirotani Fig. 1 Element 15 wherein only
25 part of the program is encrypted). However, Hirotani failed to disclose the data scramble circuit

Art Unit: 2131

1 being a hardware circuit acting as part of an error correction circuit. Hirotani also fails to
2 disclose the use of a system on a chip design.

3 Oishi teaches that in order to protect against errors in a decryption system, error
4 correction can be combined with the decryption system by encrypting error correction codes as
5 well as the stored data and then decrypting the codes and using the codes in error correction (See
6 Oishi Col. 3 Paragraph 4 and Col. 4 – Col. 6 Line 23)

7 Schneier teaches that encryption and decryption can be performed in a hardware circuit
8 (See Schneier Pages 223-225).

9 Elabd teaches that instead of using a traditional, separate component integrated circuit
10 design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).

11 It would have been obvious to the ordinary person skilled in the art at the time of
12 invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
13 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
14 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
15 This would have been obvious because the ordinary person skilled in the art would have been
16 motivated to protect the integrity of the program in a cost efficient manner, and further would
17 have been motivated to increase the speed of the decryption, increase the security of the
18 decryption, ease in the installation of the decryption method, and increase the efficiency of the
19 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by
20 providing the components of the system on a single chip. This would have obvious because the
21 ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
22 efficient, and less expensive product.

1 Regarding claim 3, Hirotani disclosed a device, comprising: a microprocessor (See
2 Hirotani Fig. 3 Element 21), a program memory for storing a control program for controlling an
3 operation of the microprocessor (See Hirotani Fig. 3 Element 25), the control program including
4 a concealed program (Element 25 Encrypted Section) and a non-concealed program (Element 25
5 Program section); a rewritable memory for storing a copy of the concealed program copied from
6 the concealed program stored in the program memory (See Hirotani Col. 6 Paragraph 2 and the
7 rejection of claim 1 above wherein it was inherent that the encrypted program was stored, at least
8 temporarily in a rewritable memory in the decryption circuit, before decryption), and a data
9 scramble circuit for recovering the concealed program stored in the rewritable memory as a
10 recovered program (See Hirotani Col. 6 Paragraphs 2-3 and the rejection of claim 1 above), but
11 failed to disclose that the data scramble circuit was a hardware circuit acting as part of an error
12 correction circuit.

13 Oishi teaches that in order to protect against errors in a decryption system, error
14 correction can be combined with the decryption system by encrypting error correction codes as
15 well as the stored data and then decrypting the codes and using the codes in error correction (See
16 Oishi Col. 3 Paragraph 4 and Col. 4 – Col. 6 Line 23)

17 Schneier teaches that encryption and decryption can be performed in a hardware circuit
18 (See Schneier Pages 223-225).

19 Elabd teaches that instead of using a traditional, separate component integrated circuit
20 design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).

21 It would have been obvious to the ordinary person skilled in the art at the time of
22 invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by

Art Unit: 2131

1 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
2 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
3 This would have been obvious because the ordinary person skilled in the art would have been
4 motivated to protect the integrity of the program in a cost efficient manner, and further would
5 have been motivated to increase the speed of the decryption, increase the security of the
6 decryption, ease in the installation of the decryption method, and increase the efficiency of the
7 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by
8 providing the components of the system on a single chip. This would have obvious because the
9 ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
10 efficient, and less expensive product.

11 Regarding claim 6, Hirotani disclosed a method for creating a control program,
12 comprising: a program descramble step of descrambling a portion of a control program by
13 reverse scramble of a data scramble circuit in a device to be controlled, thereby creating a
14 concealed program as a portion of the control program (it was inherent in the invention of
15 Hirotani that a portion of the control program was encrypted in order for the control program to
16 have taken on the form of Element 25 in Fig. 3); and a program storing step of storing the control
17 program including the concealed program in a program memory so that the control program
18 controls an operation of a microprocessor in the device to be controlled (See Hirotani Col. 5 lines
19 39-44), but failed to disclose that the data scramble circuit was a hardware circuit acting as part
20 of an error correction circuit.

21 Oishi teaches that in order to protect against errors in a decryption system, error
22 correction can be combined with the decryption system by encrypting error correction codes as

1 well as the stored data and then decrypting the codes and using the codes in error correction (See
2 Oishi Col. 3 Paragraph 4 and Col. 4 – Col. 6 Line 23)

3 Schneier teaches that encryption and decryption can be performed in a hardware circuit
4 (See Schneier Pages 223-225).

5 Elabd teaches that instead of using a traditional, separate component integrated circuit
6 design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).

7 It would have been obvious to the ordinary person skilled in the art at the time of
8 invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
9 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
10 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
11 This would have been obvious because the ordinary person skilled in the art would have been
12 motivated to protect the integrity of the program in a cost efficient manner, and further would
13 have been motivated to increase the speed of the decryption, increase the security of the
14 decryption, ease in the installation of the decryption method, and increase the efficiency of the
15 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by
16 providing the components of the system on a single chip. This would have obvious because the
17 ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
18 efficient, and less expensive product.

19 Regarding claim 8, Hirotani disclosed a method for operating a control program,
20 comprising: a program copying step of copying a concealed program which is a portion of the
21 control program (See Hirotani Fig. 3 Element 25) from a program memory into a rewritable
22 memory (See rejection of claim 3 above); a program recovery step of recovering the concealed

Art Unit: 2131

1 program copied by the program copying step as a recovered program by a data scramble circuit
2 (See rejection of claim 3 above); and a program execution step of executing a non-concealed
3 program included in the control program and the recovered program (See Hirotani Col. 6
4 Paragraph 5), but failed to disclose that the data scramble circuit was a hardware circuit acting as
5 part of an error correction circuit.

6 Oishi teaches that in order to protect against errors in a decryption system, error
7 correction can be combined with the decryption system by encrypting error correction codes as
8 well as the stored data and then decrypting the codes and using the codes in error correction (See
9 Oishi Col. 3 Paragraph 4 and Col. 4 – Col. 6 Line 23)

10 Schneier teaches that encryption and decryption can be performed in a hardware circuit
11 (See Schneier Pages 223-225).

12 Elabd teaches that instead of using a traditional, separate component integrated circuit
13 design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).

14 It would have been obvious to the ordinary person skilled in the art at the time of
15 invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
16 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
17 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
18 This would have been obvious because the ordinary person skilled in the art would have been
19 motivated to protect the integrity of the program in a cost efficient manner, and further would
20 have been motivated to increase the speed of the decryption, increase the security of the
21 decryption, ease in the installation of the decryption method, and increase the efficiency of the
22 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by

Art Unit: 2131

1 providing the components of the system on a single chip. This would have obvious because the
2 ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
3 efficient, and less expensive product.

4 Regarding claim 7, the combination of Hirotani, Oishi, Schneier, and Elabd disclosed that
5 the program descramble step includes the steps of: creating a non-concealed program (it was
6 inherent that the program was created at some point in order for the program to have been
7 encrypted and downloaded); and synthesizing the concealed program and the non-concealed
8 program into the control program (See Hirotani Fig. 3 Element 25 wherein the encrypted and
9 non-encrypted programs are together as the program stored in program memory).

10 Regarding claim 9, the combination of Hirotani, Oishi, Schneier, and Elabd disclosed a
11 program erasure step of erasing the recovered program from the rewritable memory (See
12 Hirotani Col. 6 Paragraph 6).

13 Claims 2, and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over the
14 combination of Hirotani, Oishi, Schneier, and Elabd disclosed as applied to claims 1 and 3
15 respectively above, and further in view of Oualline ("Practical C++ Programming") and Ooi et
16 al. (U.S. Patent Number 5,226,129) hereinafter referred to as Ooi.

17 The combination of Hirotani, Oishi, Schneier, and Elabd disclosed a recoverable
18 encrypted program to be run on a microprocessor (See rejection of claim 1 above) but Hirotani
19 failed to disclose the composition of the program as well as the addressing mode of the program.
20 However, Hirotani did disclose that the encrypted program could have been downloaded over a
21 network (See Hirotani Col. 3 Lines 27-29).

Oualline teaches that in order to conserve memory space, commonly used code can be grouped into functions such that the code can be used repeatedly (See Oualline Page 133 Paragraph 1). Ooi teaches that in order to easily make a program portable, the program should use relative addressing (See Ooi Col. 1 Lines 27-33).

It would have been obvious in the combination of Hirotsu, Oishi, Schneier, Elabd, Oualline, and Ooi that relative address lists for the functions of the program would be provided in the program at prescribed, or predetermined, location, in order for the processor of Hirotsu to be able to locate the functions called throughout the program.

Conclusion

Claims 1-3, and 5-9 have been rejected.

Art Unit: 2131


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Matthew Henning
Assistant Examiner
Art Unit 2131
7/13/2006


AYAZ SHEIKH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100